

IN THE CLAIMS:

Claims 1-34 (Canceled)

35. (new) A COder/DECoder (CODEC) that converts an inbound analog signal to inbound packetized digital data and that converts outbound packetized digital data to outbound analog signal, the CODEC comprising:

5           a transcoder having an outbound portion that is operable to convert the outbound packetized digital data to outbound streamed digital data and an inbound portion that is operable to convert inbound streamed digital data to the inbound packetized digital data;

              a Digital to Analog Converter (DAC) coupled to the transcoder that is operable to convert the outbound streamed digital data to the outbound analog signal; and

10          an Analog to Digital Converter (ADC) coupled to the transcoder that is operable to convert the inbound analog signal to the inbound streamed digital data, wherein the ADC includes a time dither clock reduction circuit that is operable to use both clock reduction and time dithering in an analog to digital conversion process.

15          36. (new) The CODEC of claim 35, wherein the ADC comprises:

              a modulator that is operable to modulate the inbound analog signal to produce a modulated signal at a modulator clock rate;

              a decimation filter coupled to the modulator that is operable to receive the modulated signal and to decimate and filter the modulated signal to produce the inbound streamed digital

20          data; and

wherein the time dither clock reduction circuit is operable to receive the modulated signal and to provide the feedback signal to the modulator by applying both clock reduction and time dithering to the modulated signal to produce the feedback signal.

5 37. (new) The CODEC of claim 36, wherein:

the modulator comprises an analog delta sigma block having an integrator and a quantizer;

the integrator is operable to receive the inbound analog signal and the feedback signal and to produce an integrator output; and

10 the quantizer is operable to receive the integrator output and to produce the modulated signal.

38. (new) The CODEC of claim 35, wherein the CODEC operates upon audio information.

15 39. (new) The CODEC of claim 35, wherein the ADC comprises:

a modulator that is operable to receive the inbound analog signal and a feedback signal and to modulate the inbound analog signal to produce a modulated signal at a modulator clock rate;

20 a decimation filter coupled to the modulator that is operable to receive the modulated signal and to decimate and filter the modulated signal to produce the inbound streamed digital data; and

wherein the time dither clock reduction circuit is operable to receive the modulated signal and to provide the feedback signal to the modulator, wherein the time dither clock reduction

circuit is operable to apply both the clock reduction and the time dithering to the modulated signal to produce the feedback signal.

40. (new) The CODEC of claim 39, wherein:

5           the modulator comprises an analog delta sigma block having an integrator and a quantizer;

              the integrator is operable to receive the inbound analog signal and the feedback signal and to produce an integrator output; and

10          the quantizer is operable to receive the integrator output and to produce the modulated signal.

41. The CODEC of claim 35, wherein the transcoder implements at least one of A-law coding/decoding operations,  $\mu$ -law coding/decoding operations, and Continuous Variable Slope Delta (CVSD) coding/decoding operations.

15

42. (new) A wireless network device comprising:

              an antenna;

              a radio transceiver coupled to the antenna;

              a baseband processor coupled to the radio transceiver; and

20          a CODer/DECoder (CODEC) coupled to the baseband processor that is operable to convert an inbound analog signal to inbound packetized digital data and to convert outbound packetized digital data to an outbound analog signal, the CODEC comprising:

a transcoder having an outbound portion that is operable to convert the outbound packetized digital data to outbound streamed digital data and an inbound portion that is operable to convert inbound streamed digital data to the inbound packetized digital data;

5           a Digital to Analog Converter (DAC) coupled to the transcoder that is operable to convert the outbound streamed digital data to the outbound analog signal; and

an Analog to Digital Converter (ADC) coupled to the transcoder that is operable to convert the inbound analog signal to the inbound streamed digital data, wherein the ADC includes a time dither clock reduction circuit that is operable to use both clock reduction and time dithering in an analog to digital conversion process.

10

43. (new) The wireless network device of claim 42, wherein the ADC of the CODEC comprises:

a modulator that is operable to modulate the inbound analog signal to produce a modulated signal at a modulator clock rate;

15           a decimation filter coupled to the modulator that is operable to receive the modulated signal and to decimate and filter the modulated signal to produce the inbound streamed digital data; and

wherein the time dither clock reduction circuit is operable to receive the modulated signal and to provide the feedback signal to the modulator by applying both clock reduction and time  
20 dithering to the modulated signal to produce the feedback signal.

44. (new) The wireless network device of claim 43, wherein:

the modulator comprises an analog delta sigma block having an integrator and a quantizer;

the integrator is operable to receive the inbound analog signal and the feedback signal and to produce an integrator output; and

5           the quantizer is operable to receive the integrator output and to produce the modulated signal.

45. (new) The wireless network device of claim 42, wherein the ADC of the CODEC comprises:

10           a modulator that is operable to receive the inbound analog signal and a feedback signal and to modulate the inbound analog signal to produce a modulated signal at a modulator clock rate;

              a decimation filter coupled to the modulator that is operable to receive the modulated signal and to decimate and filter the modulated signal to produce the inbound streamed digital data; and

15           wherein the time dither clock reduction circuit is operable to receive the modulated signal and to provide the feedback signal to the modulator, wherein the time dither clock reduction circuit is operable to apply both the clock reduction and the time dithering to the modulated signal to produce the feedback signal.

20

46. (new) The wireless network device of claim 45, wherein:

              the modulator comprises an analog delta sigma block having an integrator and a quantizer;

the integrator is operable to receive the inbound analog signal and the feedback signal and to produce an integrator output; and

the quantizer is operable to receive the integrator output and to produce the modulated signal.

5 47. (new) The wireless network device of claim 42, wherein the transcoder of the CODEC implements at least one of A-law coding/decoding operations,  $\mu$ -law coding/decoding operations, and Continuous Variable Slope Delta (CVSD) coding/decoding operations.

48. (new) A wireless headset comprising:

5        a frame;

an antenna mounted on the frame;

a radio transceiver coupled to the antenna;

10      a baseband processor coupled to the radio transceiver;

      a COder/DECoder (CODEC) coupled to the baseband processor that is operable to convert an inbound analog signal to inbound packetized digital data and to convert outbound packetized digital data to an outbound analog signal, the CODEC comprising:

15      a transcoder having an outbound portion that is operable to convert the outbound packetized digital data to outbound streamed digital data and an inbound portion that is operable to convert inbound streamed digital data to the inbound packetized digital data;

      a Digital to Analog Converter (DAC) coupled to the transcoder that is operable to convert the outbound streamed digital data to the outbound analog signal; and

20      an Analog to Digital Converter (ADC) coupled to the transcoder that is operable to convert the inbound analog signal to the inbound streamed digital data, wherein the ADC includes a time dither clock reduction circuit that is operable to use both clock reduction and time dithering in an analog to digital conversion process;

      a speaker coupled to the frame and to the CODEC; and

      a microphone coupled to the frame and to the CODEC.

20

49. (new) The wireless headset of claim 48, wherein the ADC of the CODEC comprises:

      a modulator that is operable to modulate the inbound analog signal to produce a modulated signal at a modulator clock rate;

a decimation filter coupled to the modulator that is operable to receive the modulated signal and to decimate and filter the modulated signal to produce the inbound streamed digital data; and

wherein the time dither clock reduction circuit is operable to receive the modulated signal  
5 and to provide the feedback signal to the modulator by applying both clock reduction and time dithering to the modulated signal to produce the feedback signal.

50. (new) The wireless headset of claim 49, wherein:

the modulator comprises an analog delta sigma block having an integrator and a  
10 quantizer;

the integrator is operable to receive the inbound analog signal and the feedback signal and to produce an integrator output; and

the quantizer is operable to receive the integrator output and to produce the modulated signal.

15

51. (new) The wireless headset of claim 49, wherein the ADC of the CODEC comprises:

a modulator that is operable to receive the inbound analog signal and a feedback signal and to modulate the inbound analog signal to produce a modulated signal at a modulator clock rate;

20 a decimation filter coupled to the modulator that is operable to receive the modulated signal and to decimate and filter the modulated signal to produce the inbound streamed digital data; and

wherein the time dither clock reduction circuit is operable to receive the modulated signal and to provide the feedback signal to the modulator, wherein the time dither clock reduction circuit is operable to apply both the clock reduction and the time dithering to the modulated signal to produce the feedback signal.

5

52. (new) The wireless headset of claim 51, wherein:

the modulator comprises an analog delta sigma block having an integrator and a quantizer;

the integrator is operable to receive the inbound analog signal and the feedback signal  
10 and to produce an integrator output; and


the quantizer is operable to receive the integrator output and to produce the modulated  
signal.

53. (new) The wireless headset of claim 48, wherein the transcoder of the CODEC  
implements at least one of A-law coding/decoding operations,  $\mu$ -law coding/decoding operations,  
15 and Continuous Variable Slope Delta (CVSD) coding/decoding operations.

54. (new) The wireless headset of claim 48, wherein the radio transceiver supports at least  
one version of the Bluetooth Specification.

20

Respectfully submitted,

By:   
Bruce E. Garlick, Reg. 36,520

Date: December 9, 2003

**Garlick, Harrison & Markison, LLP**

P.O. Box 160727  
Austin, TX 78716-0727  
(512) 264-8816  
(512) 264-3735 fax